

EE Times-Asia > EDA/IP

? EDA/IP??

Synopsys rolls out DDR Explorer for memory sub-systems

Posted: 12 Feb 2015 ?? ? Print Version ? SHARE


Keywords: DDR Explorer? RTL? DRAM? DesignWare?

Synopsys Inc. unveiled the DesignWare $\underline{\mathsf{DDR}\;\mathsf{Explorer}}$

performance analysis tool, which enables designers to quickly optimise Synopsys' DesignWare Enhanced Universal DDR Memory Controller (uMCTL2) for performance, power and cost.

Using DDR Explorer, designers can analyse their DDR memory sub-system and optimise their architecture to increase efficiency by up to 20 per cent, while achieving 10 times faster turnaround time compared to RTL analysis. With the graphical simulation and analysis provided by DDR Explorer, designers can quickly select the right memory type for the lowest bill of material (BOM) cost and system power. DDR Explorer supports all of the industry standard DRAM interfaces for mobile and enterprise applications, including LPDDR2, LPDDR3, DDR3, DDR3 and DDR4.

DDR Explorer integrates a transaction-level architecture model of the DesignWare DDR Enhanced Universal Memory Controller with a graphical simulation and analysis environment that enables designers to define, run and analyse hundreds of scenarios to identify the best memory controller configuration. RTL-based performance checking, while required for final validation, typically has longer turnaround times and limits the practical number of design explorations during a project to fewer than 25. DDR Explorer enables thorough performance and power sensitivity analysis for over 250 simulations in the same amount of time.



By identifying heavy traffic conditions and bottlenecks, designers can explore the DDR memory controller parameter configurations and register settings to optimise the DDR memory performance. This results in up to 20 per cent greater memory efficiency, lower power consumption and lower memory cost, without sacrificing other memory performance requirements. The optimised configuration from DDR Explorer is used for DDR memory controller RTL IP configuration and performance validation, speeding the implementation and verification of the IP.

Top Ranked Articles

Kyocera, FotoNation to equip autonomous cars with Al cameras

<u>Didi gives Apple a lift: \$1B buys ticket for ride-sharing</u>

<u>Lego-like electronic bricks redefines 'playing with</u> blocks'

High-quality Articles

:

?

Whitepaper

<u>Coding Safe and Secure Applications, part</u> 1: processes

The debate about safety and security concerns in high integrity software applications is a hot topic of discussion in modern software managements/

Build Small, Lighter Power Systems by Eliminating Bulk Capacitance

For many equipment, the size and weight of electronic systems is a critical requirement. This is particularly obvious in applications such as aerospace∌⊀◆


Webinars



Visit <u>Asia Webinars</u> to learn about the latest in technology and get practical design tips.

?

Case 6:21-cv-00139-ADA Document 1-17 Filed 02/09/21 Page 2 of 2



EE Times Global Network: EE Times India | 鑾靛瑪宸 = ▼涓撹緫 | 閩海璃宸 = ▼灏煟集 | EE Times Europe | EE Times Japan | EE Times US

EDN Global Network: EDN Asia | 鑾靛瑪溪?鑓?強捐?? | 閩海瑪溪?琛撹6環? | EDN Japan | EDN US



Copyright ? 2016 UBM Asia Ltd. All rights reserved.

Back to Top